

a[3:0]
b[3:0]
carry
fa1
A
B
Cin
Cout
Sout
Cout2_i
RTL_AND
Cout1_i
RTL_OR
Cout2_i_0
RTL_AND
Cout1_i_0
RTL_AND
Sout1_i
RTL_XOR
Cout0_i
RTL_OR
Sout0_i
RTL_XOR
full_adder
fa2
fa3
fa4
fa5
fa6
fa7
fa8
m1
y1_i
RTL_AND
y0_i
RTL_OR
y1_i_0
RTL_AND
mux
m2
m3
m4
m5
sum[3:0]
cout